











## AUBURNDALE/CLARKSFIELD PROCESSOR (DDR3)





AUBURNDALE/CLARKSFIELD PROCESSOR (GND)

AUBURNDALE/CLARKSFIELD PROCESSOR( RESERVED, CFG)



The Clarkfield processor's PCI Express interface may not meet PCI Express 2.0 jitter specifications. Intel recommends placing a 3.01K +/- 5% pull down resistor to VSS on CFG[7] pin for both rPGA and BGA components. This pull down resistor should be removed when this issue is fixed.

	1	0
CFG4 (Display Port Presence)	Disabled; No Physical Display Port attached to Embedded Display Port	Enabled; An external Display port device is connected to the Embedded Display port
CFG0 (PCI-Epress Configuration Select)	Single PEG	Bifurcation enabled
CFG3 (PCI-Epress Static Lane Reversal)	Normal Operation	Lane Numbers Reversed 15 -> 0 , 14 -> 1

CFG0 R139 3.01K NC  
CFG3 R131 3.01K 4  
CFG4 R136 3.01K NC  
CFG7 R137 3.01K 4

CFG[ 1:0 ] - PCI\_Epress Configuration Select  
\* 11= 1 x 16 PEG  
\* 10= 2 x 8 PEG

**PROJECT : UP67**  
**Quanta Computer Inc.**


**NB5**

Size Custom Document Number  
**PROCESSOR 4/4(GND)**



Date: Monday, October 26, 2009 I Sheet 6 of 45

INTVRMEN - Integrated SUS 1.1V VRM Enable  
High - Enable Internal VRs


IBEX PEAK-M (HDA,JTAG,SATA)




IBEX PEAK-M (LVDS,DDI)



RTC




2M byte SPI ROM for ME & Bios





Socket: DG008000031  
MXIC AKE38FP0Z00  
WINBOND AKE38ZP0N01  
SI 2/17 modified











[2,7,8,9,14,15,16,28,29,33,36]	+1.05V
[3,5,10,33,37,38]	+1.1V_VTT
[5,10,33,36,40]	+1.8V
[2,3,7,8,9,10,12,13,14,16,17,21,22,23,24,25,26,27,28,29,30,31,32,33,34,37,40]	+3V
[8,9,10,31,33,40]	+3VSS
[21,22,24,25,30,31,32,34,40]	+5V
[40]	+5VSS




**PROJECT : UP67**  
**Quanta Computer Inc.**

Size	Document Number	Rev
Custom	PCH 5/6 (POWER)	1A
Date: Monday, October 26, 2009	Sheet 11 of 45	



Place these Caps near So-Dimm0.

5/20: NA for INT recomment



reserve only...  
can let it NC at this block components if DB stage not trouble found

[13,39] +0.75V\_DDR\_VTT  
[3,5,13,39] +1.5VSUS  
[2,3,7,8,9,10,11,13,14,16,17,21,22,23,24,25,26,27,28,29,30,31,32,33,34,40] +3V  
[7,13,21,29,30,31,32,34,35,36,38,40,41] +3VPCU  
[24,25,29,31,35,36,37,38,39,40] +5VPCU




**PROJECT : UP67**  
**Quanta Computer Inc.**

Size	Document Number	Rev
Custom	DDR3 DIMM-0	1A
Date: Monday, October 26, 2009		Sheet 12 of 45




PEX\_IOVDD+PEX\_IOVDDQ+PEX\_PLLVDD > 2.2A




## VGA Thermal Circuit

0514: PV modify  
Delete Reserved thermal circuit


## power up sequence



NB9M: VGACORE +0.90V (Normal) , +1.09V  
NVVDD Maximum Settling Time



## PEX\_RST timing



[2,3,7,8,9,10,11,12,13,16,17,21,22,23,24,25,26,27,28,29,30,31,32,33,34,37,40] [2,7,8,9,11,15,16,28,29,33,36] +1.05V  
+3V



**PROJECT : UP67**  
Quanta Computer Inc.

Size Custom Document Number N10X (PCIE I/F) 1/5 Rev 1A  
Date: Monday, October 26, 2009 Sheet 14 of 45

U35B  
BGA669-NVIDIA-NBSP-GS  
COMMON

12/02 modify  
package for N10

[19] FBA\_CMD0 V32 FBA\_CMD0  
[19] FBA\_CMD1 U31 FBA\_CMD1  
[19] FBA\_CMD2 Y32 FBA\_CMD2  
[19] FBA\_CMD3 AB35 FBA\_CMD3  
[19] FBA\_CMD4 AB34 FBA\_CMD4  
[19] FBA\_CMD5 W35 FBA\_CMD5  
[19] FBA\_CMD6 W33 FBA\_CMD6  
[19] FBA\_CMD7 W30 FBA\_CMD7  
[19] FBA\_CMD8 T34 FBA\_CMD8  
[19] FBA\_CMD9 T35 FBA\_CMD9  
[19] FBA\_CMD10 AB31 FBA\_CMD10  
[19] FBA\_CMD11 Y30 FBA\_CMD11  
[19] FBA\_CMD12 U34 FBA\_CMD12  
[19] FBA\_CMD13 W32 FBA\_CMD13  
[19] FBA\_CMD14 AA30 FBA\_CMD14  
[19] FBA\_CMD15 AA32 FBA\_CMD15  
[19] FBA\_CMD16 Y33 FBA\_CMD16  
[19] FBA\_CMD17 U32 FBA\_CMD17  
[19] FBA\_CMD18 Y31 FBA\_CMD18  
[19] FBA\_CMD19 U34 FBA\_CMD19  
[19] FBA\_CMD20 Y35 FBA\_CMD20  
[19] FBA\_CMD21 W34 FBA\_CMD21  
[19] FBA\_CMD22 W30 FBA\_CMD22  
[19] FBA\_CMD23 U35 FBA\_CMD23  
[19] FBA\_CMD24 U30 FBA\_CMD24  
[19] FBA\_CMD25 U33 FBA\_CMD25  
[19] FBA\_CMD26 AB30 FBA\_CMD26  
[19] FBA\_CMD27 AB33 FBA\_CMD27  
[19] FBA\_CMD28 T33 FBA\_CMD28  
[19] FBA\_CMD29 W29 FBA\_CMD29  
[19] FBA\_CMD30 FBA\_CMD30

12/02 modify  
package for N10

VMA\_DM0 P32 FBA\_DM0  
VMA\_DM1 H34 FBA\_DM1  
VMA\_DM2 J30 FBA\_DM2  
VMA\_DM3 P30 FBA\_DM3  
VMA\_DM4 AF32 FBA\_DM4  
VMA\_DM5 AL32 FBA\_DM5  
VMA\_DM6 AL34 FBA\_DM6  
VMA\_DM7 AF35 FBA\_DM7

VMA\_WDQS0 L34 FBA\_DQS\_WP0  
VMA\_WDQS1 H35 FBA\_DQS\_WP1  
VMA\_WDQS2 J32 FBA\_DQS\_WP2  
VMA\_WDQS3 N31 FBA\_DQS\_WP3  
VMA\_WDQS4 AE31 FBA\_DQS\_WP4  
VMA\_WDQS5 AJ32 FBA\_DQS\_WP5  
VMA\_WDQS6 AJ34 FBA\_DQS\_WP6  
VMA\_WDQS7 AC33 FBA\_DQS\_WP7

VMA\_RDQS0 L35 FBA\_DQS\_RN0  
VMA\_RDQS1 G35 FBA\_DQS\_RN1  
VMA\_RDQS2 H31 FBA\_DQS\_RN2  
VMA\_RDQS3 N32 FBA\_DQS\_RN3  
VMA\_RDQS4 AD32 FBA\_DQS\_RN4  
VMA\_RDQS5 AJ31 FBA\_DQS\_RN5  
VMA\_RDQS6 AJ35 FBA\_DQS\_RN6  
VMA\_RDQS7 AC34 FBA\_DQS\_RN7

P29 FBA\_WCK0  
R29 FBA\_WCK0\_N  
L28 FBA\_WCK1  
M29 FBA\_WCK1\_N  
AG29 FBA\_WCK2  
AH29 FBA\_WCK2\_N  
AD29 FBA\_WCK3  
AE29 FBA\_WCK3\_N

+1.5V

MEMORY I/F A

FBA\_CLK0 T32 VMA\_CLK0 VMA\_CLK0# [19]  
FBA\_CLK1 T31 VMA\_CLK1 VMA\_CLK1# [19]  
FBA\_CLK1\* AC31 VMA\_CLK1# [19]  
FBA\_CLK1\* AC30 VMA\_CLK1# [19]

FB\_VREF J27 +FB\_VREF1 R105 1K/F 4  
C230 1U/10V 4  
15mils width

For Debug only  
FBA\_DEBUG T30 FBA\_DEBUG R110 10K/F 4 +1.5V  
15mils width

FB\_DLLAVDD0 AG27 +FB\_PLLAVDD L17 PBY160808T-301Y-N 6 +1.05V  
FB\_PLLAVDD0 AE27 C254 4.7U/6.3V 6  
C171 1U/6.3V 4 SI 2/13 modified

Memory clk spread :  
down 1.25% (30~33KHz)  
use internal Vref, ext divider no stuff

+1.5V  
C145 101U/16V 4  
C246 101U/16V 4  
C687 101U/16V 4  
C250 101U/16V 4  
C258 1U/10V 4  
C223 1U/10V 4  
C653 1U/10V 4  
C391 0.047U/16V 4  
C655 0.047U/16V 4  
C303 0.047U/16V 4  
C800 4.7U/6.3V 6  
C801 4.7U/6.3V 6  
SI 2/13 modified

U35C  
BGA669-NVIDIA-NBSP-GS  
COMMON

12/02 modify  
package for N10

[20] FBC\_CMD0 C17 FBC\_CMD0  
[20] FBC\_CMD1 D18 FBC\_CMD1  
[20] FBC\_CMD2 F21 FBC\_CMD2  
[20] FBC\_CMD3 A23 FBC\_CMD3  
[20] FBC\_CMD4 D21 FBC\_CMD4  
[20] FBC\_CMD5 B23 FBC\_CMD5  
[20] FBC\_CMD6 E20 FBC\_CMD6  
[20] FBC\_CMD7 F20 FBC\_CMD7  
[20] FBC\_CMD8 F19 FBC\_CMD8  
[20] FBC\_CMD9 F23 FBC\_CMD9  
[20] FBC\_CMD10 C22 FBC\_CMD10  
[20] FBC\_CMD11 A22 FBC\_CMD11  
[20] FBC\_CMD12 C22 FBC\_CMD12  
[20] FBC\_CMD13 B17 FBC\_CMD13  
[20] FBC\_CMD14 F24 FBC\_CMD14  
[20] FBC\_CMD15 C25 FBC\_CMD15  
[20] FBC\_CMD16 E22 FBC\_CMD16  
[20] FBC\_CMD17 C20 FBC\_CMD17  
[20] FBC\_CMD18 B22 FBC\_CMD18  
[20] FBC\_CMD19 D22 FBC\_CMD19  
[20] FBC\_CMD20 D20 FBC\_CMD20  
[20] FBC\_CMD21 D22 FBC\_CMD21  
[20] FBC\_CMD22 E19 FBC\_CMD22  
[20] FBC\_CMD23 D19 FBC\_CMD23  
[20] FBC\_CMD24 F18 FBC\_CMD24  
[20] FBC\_CMD25 F22 FBC\_CMD25  
[20] FBC\_CMD26 C23 FBC\_CMD26  
[20] FBC\_CMD27 C23 FBC\_CMD27  
[20] FBC\_CMD28 B20 FBC\_CMD28  
[20] FBC\_CMD29 A20 FBC\_CMD29  
[20] FBC\_CMD30 FBC\_CMD30

12/02 modify  
package for N10

VMC\_DM0 A16 FBC\_DM0  
VMC\_DM1 D10 FBC\_DM1  
VMC\_DM2 F11 FBC\_DM2  
VMC\_DM3 D15 FBC\_DM3  
VMC\_DM4 D27 FBC\_DM4  
VMC\_DM5 A34 FBC\_DM5  
VMC\_DM6 A24 FBC\_DM6  
VMC\_DM7 D28 FBC\_DM7

VMC\_WDQS0 C14 FBC\_DQS\_WP0  
VMC\_WDQS1 A10 FBC\_DQS\_WP1  
VMC\_WDQS2 E10 FBC\_DQS\_WP2  
VMC\_WDQS3 D14 FBC\_DQS\_WP3  
VMC\_WDQS4 F26 FBC\_DQS\_WP4  
VMC\_WDQS5 D32 FBC\_DQS\_WP5  
VMC\_WDQS6 A32 FBC\_DQS\_WP6  
VMC\_WDQS7 B26 FBC\_DQS\_WP7

VMC\_RDQS0 B14 FBC\_DQS\_RN0  
VMC\_RDQS1 B10 FBC\_DQS\_RN1  
VMC\_RDQS2 D9 FBC\_DQS\_RN2  
VMC\_RDQS3 E14 FBC\_DQS\_RN3  
VMC\_RDQS4 F26 FBC\_DQS\_RN4  
VMC\_RDQS5 A31 FBC\_DQS\_RN5  
VMC\_RDQS6 A31 FBC\_DQS\_RN6  
VMC\_RDQS7 A26 FBC\_DQS\_RN7

G14 FBC\_WCK0  
G15 FBC\_WCK0\_N  
G11 FBC\_WCK1  
G12 FBC\_WCK1\_N  
G27 FBC\_WCK2  
G28 FBC\_WCK2\_N  
G25 FBC\_WCK3  
G25 FBC\_WCK3\_N

+1.5V

MEMORY I/F C

FBC\_CLK0 E17 VMC\_CLK0 VMC\_CLK0 [20]  
FBC\_CLK0\* D17 VMC\_CLK0# VMC\_CLK0# [20]  
FBC\_CLK1 D23 VMC\_CLK1 VMC\_CLK1 [20]  
FBC\_CLK1\* E23 VMC\_CLK1# VMC\_CLK1# [20]

FB\_CAL\_PD\_VDDQ K27 FB\_CAL\_PD\_VDDQ R98 40.2F 4 +1.5V

FB\_CAL\_PU\_GND L27 FB\_CAL\_PU\_GND R100 40.2F 4

FB\_CAL\_TERM\_GND M27 FB\_CAL\_TERM\_GND R107 40.2F 4

FBC\_DEBUG G19 FBC\_DEBUG R92 10K/F 4 +1.5V

SI 2/5 Modified

NC/FB\_DLLAVDD1 J19


NC/FB\_PLLAVDD1 J18

R92 no stuff



**PROJECT : UP67**  
**Quanta Computer Inc.**

Size Custom	Document Number <b>N10X (MEMORY I/F) 2/5</b>	Rev 1A
Date: Monday, October 26, 2009	Sheet 15 of 45	




CHIP	PCI_DEVID:	STRAP2
N10P-GE	0x0A28	1000 PU 5K
N10M-GE	0x0A68	1000 PU 5K

SEE Datasheet for details on N10P Straps!

PCI\_DEVID[4]/SUBVENDOR 1211 DEVICE ID CHANGE

Logical Strap Bit Mapping		
	PU-VDD	PD
5K	1000	0000
10K	1001	0001
15K	1010	0010
20K	1011	0011
25K	1100	0100
30K	1101	0101
35K	1110	0110
45K	1111	0111



Default: Hynix VRAM

CS31002FB26 (RES CHIP 10K 1/16W +-1% (0402))  
CS31502FB08 (RES CHIP 15K 1/16W +-1% (0402))  
CS32002FB02 (RES CHIP 20K 1/16W +-1% (0402))

	Logical Strapping Bit3	Logical Strapping Bit2	Logical Strapping Bit1	Logical Strapping Bit0	
ROM_SO    NB10X	XCLK_417	FB_0_BAR_SIZE	SMB_ALT_ADDR	VGA_DEVICE	0001
ROM_SCLK	PCI_DEVID[4]	SUB_VENDOR	SLOT_CLK_CFG	PEX_PLL_EN_TERM	0010
ROM_SI	RAMCFG[3]	RAMCFG[2]	RAMCFG[1]	RAMCFG[0]	XXXX
STRAP2	PCI_DEVID[3]	PCI_DEVID[2]	PCI_DEVID[1]	PCI_DEVID[0]	1000
STRAP1	3GIO_PADCFG[3]	3GIO_PADCFG[2]	3GIO_PADCFG[1]	3GIO_PADCFG[0]	0001
STRAP0	USER[3]	USER[2]	USER[1]	USER[0]	1111

VRAM Configuration Table

RAMCFG [3:0]	DESCRIPTION	Vendor	Vendor P/N	ROM_SI
0000	DDR3 64Mx16x8, 128bit, 1GB,800MHz	Reserved	IDGH1G-04A1F1C-16X	PD 10K
0001	DDR3 64Mx16x8, 128bit, 1GB,800MHz	Hynix	H5TQ1G63BFR-12C	PD 15K
0010	DDR3 64Mx16x8, 128bit, 1GB,800MHz	Samsung	K4W1G1646E-EC12	PD 20K
0011	DDR3 64Mx16x8, 128bit, 1GB,800MHz	Reserved		
0101	DDR3 64Mx16x8, 128bit, 1GB,667MHz	Hynix	H5TQ1G63AFR-14C	
0110	DDR3 64Mx16x8, 128bit, 1GB,667MHz	Samsung	K4W1G1646D-EC12	
XXXX				
XXXX				

(Ra)


## GPIO ASSIGNMENTS

GPIO	I/O	ACTIVE	USAGE
0	N/A	N/A	
1	IN	N/A	Hot plug detect for IFP link C
2	OUT	HIGH	PANEL BACKLIGHT PWM
3	OUT	HIGH	PANEL POWER ENABLE
4	OUT	HIGH	PANEL BACKLIGHT ENABLE
5	OUT	N/A	NVVDD VID0
6	OUT	N/A	NVVDD VID1
7	OUT	N/A	NVVDD VID2 11/13
8	I/O	LOW	OVERT
9	I/O	LOW	ALERT
10	OUT	N/A	FBVREF SELECT
11	OUT	N/A	SLI SYNC0
12	IN	N/A	PWR_LEVEL 11/13
13	OUT	N/A	MEM_VID or power supply control
14	OUT	N/A	PS CONTROL




PROJECT : UP67  
Quanta Computer Inc.

Size Custom	Document Number	Rev
	N10X (GPIO & STRAPS) 4/5	2A
Date: Monday, October 26, 2009	Sheet	17 of 45





## HDCP ROM




Fill U36 to correct p/n as Top B/S P/N (AR0QT6VB002)

DHCP ROM	
HDCP_SCL	Low: Crypto ROM Hi: I2C ROM



Del all VRAM termination  
(RP16~RP75)

SI 2/5 modified




[38] +VGACORE  
[15,19,20,31,34,36,39,40] +1.5V








[15] VMC\_DQ[63..0]  
[15] VMC\_DM[7..0]  
[15] VMC\_WDQS[7..0]  
[15] VMC\_RDQS[7..0]

## CHANNEL B: 256MB/512MB DDR3





5/20: change PIN 41,PIN42 to GND pad for EMI.


4/15: change R709 C572 for EC broken issue.




## CRT PORT




## CRT SWITCH



inputs		function
/E	SET	
L	L	Y - port 0
L	H	Y - port 1
H	X	Disconnect







## HDMI PORT



11/17 add level shift

03/10 SI changed from 2.2K to 4.7K, DDC need 4.7K pull up on both side of level shift by NVD suggestion.









### JMB 380 Note:

SD/MMC	MS	XD
MDIO0	SD DAT0	MS D0
MDIO1	SD DAT1	MS D1
MDIO2	SD DAT2	MS D2
MDIO3	SD DAT3	MS D3
MDIO4	SD CMD	MS BS
MDIO5	SD CLK	MS SCLK
MDIO6	SD WP	XD WF#
MDIO7		XD CLE
MDIO8	SD DAT4	XD D4
MDIO9	SD DAT5	XD D5
MDIO10	SD DAT6	XD D6
MDIO11	SD DAT7	XD D7
MDIO12		XD RE#
MDIO13		XD R6#
MDIO14		XD ALE
CR1_LEDN	SD1 LED#	MS1 LED#
CR1_PCTLN	SD1 PCTL#	MS1 PCTL#
CR1_CD0	SD1 CD#	MS1 CD#
CR1_CD1		MS1 CD#

### 5 IN1 CARD READER XD, MMC/SD, MS/MSP





Reserve for EAPD#




## TO AUDIO/B CON.

## DOCK MIC DETECT




# AUDIO AMPLIFIER

25



## Accelerometer Sensor

SGT-LIS302DLTR interrupt pin default is low / active Hi , BIOS need to programming 22h to change status from active Hi to low




[2,3,7,8,9,10,11,12,13,14,16,17,21,22,23,24,26,27,28,29,30,31,32,33,34,37,40]  
[11,21,22,24,30,31,32,34,40]  
[24,26]  
[26]

+3V  
+5V  
+5VAMP


**PROJECT : UP67**  
Quanta Computer Inc.

Size Custom Document Number AMP\_TPA6047/Accelerometer Rev 1A

Date: Monday, October 26, 2009 Sheet 25 of 45



MODEL	UP7
R316	60.4K/F_6
R319	60.4K/F_6
R330	60.4K/F_6
R314	60.4K/F_6
C509	0.027U/25V_6
C510	0.027U/25V_6
C529	0.027U/25V_6
C543	0.027U/25V_6



Sub-Woofer power

GAIN1	GAIN0	dB
0	0	12
0	1	18
1	0	23.6
1	1	36

[24,25] +4.75VAVDD  
[25] +5VAMP  
[21,32,35,36,37,38,39,40,41] +VIN  
[2,3,7,8,9,10,11,12,13,14,16,17,21,22,23,24,25,27,28,29,30,31,32,33,34,37,40] +3V














## POWER BOTTON CONNECT




## SATA HDD CONNECTOR



## SATA 2 CONNECTOR



**NEWCARD**

### ***Backlight Keybaord Con.***





```
clear ABS 758 resin for key cap.  
7 LEDs for 15.4" (total LED current 140mA)  
11 LEDs for 17" (Total LED current 220mA)
```



## SATA CD-ROM

**NEWCARD (PCIEXPRESS\*1 + USB\*1)**


## KEYBOARD Con.





## KEYBOARD PULL-UP



# CABLE DOCK




Delete CX08T470000 as CRT rising time and falling time request



6/1 : PV For EMI request

## CPU FAN



DFHD03MR008

1204 Change part number

FANPWR = 1.6\*VSET

30 MIL



G991PV11

G995 layout notice



Gnd shape

1 2 3 4

## CAP SW CONNECT




## Modem CONN




**PROJECT : UP67**  
Quanta Computer Inc.

Size	Document Number	Rev
Custom	DOCKING/FAN/CAP/MDC	1A
Date: Monday, October 26, 2009	Sheet 32 of 45	






34




## TV tuner card

+1.5V:      500mA      375mA








**PROJECT : UP67**  
 Quanta Computer Inc.

Size	Document Number	Rev
Custom	<b>+5V/+3V (RT8206B)</b>	1A
Date: Monday, October 26, 2009	Sheet 36 of 45	





# VGA Core & VCC1.1

38


+1.1Volt +/- 5%  
Countinue current:20A  
Peak current:29A  
OCP minimum 32A

11/13

VGA_GPIO6	V_PWRCNTL	N10P-GE
GPIO6	GPIO5	
0	0	0.8V
0	1	0.85V
1	0	0.9V
1	1	0.95V




+1.1V\_PCH Volt +/- 5%  
Countinue current:12A  
Peak current:15A  
OCP minimum 18A




**PROJECT : UP67**  
**Quanta Computer Inc.**

Size Custom	Document Number <b>DDR3 (RT8207)</b>	Rev 1A
Date: Monday, October 26, 2009	Sheet 39 of 45	



BATTERY CONNECTOR TYPE		
MODEL	PART NUMBER	FOOTPRINT
UT3	DFHD08MR015	BAT-BP02083-B09065-7F-9P-V-QT6
UT5	DFHD08MR030	bat-200045mr008g10jzr-8p-l-v

41  
FOR 16"



Size	Mounted	N/A
16"	PR185	PR184, PR186, PQ59
17.3"	PR184, PR186, PQ59	PR185


**PROJECT : UP67**  
Quanta Computer Inc.

Size Custom	Document Number	Rev 1A
	<b>Charger (ISL6251)</b>	


Date: Monday, October 26, 2009 | Sheet 41 of 45

## Power up sequence

## LAN/RTC WAKE UP ENABLE.



## LAN/RTC WAKE UP DISABLE.



**PROJECT : UP67**  
Quanta Computer Inc.

Size Custom	Document Number <b>Power up sequence</b>	Rev 1A
Date: Monday, October 26, 2009   Sheet 42 of 45		